

SN74LS112N

■ Product Introduction

The SN74LS112N is a Dual J-K Negative-edge-triggered Flip-Flops (with Preset and Clear).

■ Product Features


- Dual J-K Negative-edge-triggered Flip-Flopsx
- Fully compatible with TTL/DTL input and output logic level
- JK trigger with Preset and Clear
- Package : DIP16, SOP16

■ Product Applications

- Digital logic driver
- Industrial control applications
- Other application areasBattery-powered equipment

■ Package and Pin Assignment

SOP16 or DIP16.			
Pin NO	Pin Definition	Pin NO	Pin Definition
1	Input 1CK	16	Supply VCC
2	Input 1K	15	Input 1CLR
3	Input 1J	14	Input 2CLR
4	Input 1PR	13	Input 2CK
5	Output 1Q	12	Input 2K
6	Output 1Q	11	Input 2J
7	Output 2Q	10	Input 2PR
8	Supply GND	9	Output 2Q




■ Absolute Maximum Ratings

Item	Symbol	Maximum Ratings	Unit
Supply voltage	V_{CC}	7	V
Input voltage	V_I	7	V
Power dissipation	P_D	500	mW
Operating temperature	T_A	0-70	°C
Storage temperature	T_S	-65-150	°C
welding temperature	T_W	260	°C,10s

Note: the limit parameter is the limit value that cannot be exceeded under any condition. Once this limit is exceeded, it may cause physical damage such as deterioration of the product. At the same time, the chip can not be guaranteed to work properly when it is close to the limit parameters.

■ Block Diagram



■ Function Table

Inputs					Outputs	
Preset	Clear	Clock	J	K	Q	\bar{Q}
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H*	H*
H	H	↓	L	L	Q ₀	Q ₀
H	H	↓	H	L	H	L
H	H	↓	L	H	L	H
H	H	↓	H	H	Toggle	
H	H	H	X	X	Q ₀	Q ₀

Notes: H; high level, L; low level, X; irrelevant; ↓; transition from high to low level

Q; level of Q before the indicated steady-state input conditions were established.

\bar{Q} ; complement of Q₀ or level of \bar{Q} before the indicated steady-state input conditions were established.

Toggle; each output changes to the complement of its previous level on each active transition indicated by ↓.

*; This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high) level.

■ Recommended Operating Conditions

Item	Symbol	Min	Tpy	Max	Unit
Supply voltage	V _{CC}	4.75	5.00	5.25	V
Output current	I _{OH}	—	—	-400	uA
	I _{OL}	—	—	8	mA
Operating temperature	T _{opr}	-20	25	75	°C
Clock frequency	f _{clock}	0	—	30	MHz
Pulse width	CK(Clock High)	t _w	50	—	ns
	CLR(Clear Low)	t _w	50	—	
Setup time	"H" Data	t _{su}	20↓	—	ns
	"L" Data	t _{su}	20↓	—	
Hold time	t _h	0↓	—	—	ns

Note: ↓: The arrow indicates the falling edge.

Electrical Characteristics (T_A=25°C, Unless specified)

Item		Symbol	Min	Tpy	Max	Unit	Conditions	
Input voltage		V _{IH}	2	—	—	V		
		V _{IL}	—	—	0.8	V		
Output voltage		V _{OH}	2.7	3.2	—	V	I _{OH} =-400uA	VCC=4.75V, V _{IH} =2V V _{IL} =0.8V
		V _{OL}	—	0.16	0.4	V	I _{OL} =4mA	
			—	0.30	0.5		I _{OL} =8mA	
Input current	J、K	I _{IH}	—	0.1	20	uA	VCC=5.25V, V _I =2.7V	
	Clear		—	0.1	60			
	Clock		—	0.1	80			
	Preset		—	0.1	60			
	J、K	I _{IL} **	—	0.05	-0.4	mA	VCC=5.25V, V _I =0.4V	
	Clear		—	0.13	-0.8			
	Clock		—	0.11	-0.8			
	Preset		—	0.13	-0.8			
	J、K	I _I	—	0.1	0.1	mA	VCC=5.25V, V _I =7V	
	Clear		—	0.1	0.3			
	Clock		—	0.1	0.4			
	Preset		—	0.1	0.3			
Short-circuit output current *		I _{OS}	-20	-32	-100	mA	VCC=5.25V	
Supply current ***		I _{CC}	—	2.5	6	mA	VCC=5.25V	
Input clamp voltage		V _{IK}	—	0.85	-1.5	V	VCC=4.75V, I _I = -18mA	

Notes: * only one output port is short circuited each time, and the short circuit time is not more than one second.


** I_{IL} should not be measured when preset and clear inputs are low at same time.

*** With all outputs open, I_{CC} is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.

Switching Characteristics (T_A=25°C, Unless specified)

Item	Symbol	Input	Output	Min	Tpy	Max	Unit	Conditions
Maximum clock frequency	f _{max}			30	45	-	MHz	VCC=5V,
Propagation delay time	t _{PLH}	Clear	Q ₀ , \bar{Q}	—	12	—	ns	C _L =16pF, R _L =2KΩ
	t _{PHL}	Clock	o	—	22	—	ns	


Timing Definition



■ Testing Method

1、 f_{max} 、 t_{PLH} 、 t_{PHL} (Clock→Q, \bar{Q})


Test Circuit1 :



Notes:

1. Only one trigger is tested at a time.
2. the CL capacitor is an external patch capacitor (0603), which is connected to the output pin and the capacitor is near the chip GND.
3. All diode models are 1S2074 (H).


Waveform1 :



Note: Clock input pulse: $t_{TLH} = t_{THL} = 20$ ns, PRR = 1 MHz, duty cycle = 50% .

2、 t_{PHL} 、 t_{PLH} (Clear, Preset \rightarrow Q, \bar{Q})


Test Circuit2 :



Notes:

1. Only one trigger is tested at a time.
2. the CL capacitor is an external patch capacitor (0603), which is connected to the output pin and the capacitor is near the chip GND.
3. All diode models are 1S2074 (H).

Waveform2 :




Note: Clear and clock input pulse: $t_{TLH} = t_{THL} = 20$ ns, PRR = 1 MHz, duty cycle = 50% .

■ Package Dimensions

Unit : mm /inch

DIP16



SOP16

